We have studied new abrupt-source-relaxed/strained semiconductor-heterojunction structures for quasi-ballistic complementary metal-oxidesemiconductor (CMOS) devices, by locally controlling the strain of a single strained semiconductor. Appling O þ ion implantation recoil energy to the strained semiconductor/buried oxide interface, Raman analysis of the strained layers indicates that we have successfully relaxed both strained-Si-on-insulator (SSOI) substrates for n-MOS and SiGe-on-insulator (SGOI) substrates for p-MOS without polycrystallizing the semiconductor layers, by optimizing O þ ion implantation conditions. As a result, it is considered that the source conduction and valence band offsets ÁE C and ÁE V can be realized by the energy difference in the source Si/channel-strained Si and the source-relaxed SiGe/channelstrained SiGe layers, respectively. The device simulator, considering the tunneling effects at the source heterojunction, shows that the transconductance of sub-10 nm source heterojunction MOS transistors (SHOT) continues to increase with increasing ÁE C . Therefore, SHOT structures with the novel source heterojunction are very promising for future quasi-ballistic CMOS devices.
Introduction
Device performance saturation in a scaled complementary metal-oxide-semiconductor (CMOS) has been a serious problem in realizing high performance ultralarge scale integrations (ULSIs). 1) Utilization of quasi- 2) and ballistic carrier transports [3] [4] [5] in ultrascaled MOS field-effect transistors (MOSFETs) is a key technology for future high-speed CMOS circuits. However, the injected carrier velocity at the source edge is limited by thermal velocity or Fermi velocity. [3] [4] [5] In order to overcome the above physical limitation, several MOSFET structures realized by source engineering, such as hot-electron transistors 6) and sourceSchottky barrier structures, 7) have been proposed. In particular, in a heterojunction bipolar transistor (HBT), 8, 9) a wide-gap emitter can inject higher-velocity carriers into a narrow-gap base region, using excess kinetic energy due to the band offset at the emitter/base heterojunction. Therefore, an application of the concept of high-velocity carrier injection in HBT technology to the source/channel edge in MOSFETs can provide a solution to the above-mentioned physical limitation on carrier velocity in conventional MOSFET structures, leading to the realization of ballistic MOSFETs. We have experimentally demonstrated highperformance source heterojunction MOS transistors (SHOTs) for quasi-ballistic electron transport. Using an excess kinetic energy corresponding to the conduction band offset ÁE C at the source-relaxed SiGe/channel-strained Si heterojunction edge, we have demonstrated high-velocity electron injection into the channel from source regions. 10, 11) However, the SiGe/strained Si heterostructures can be used only for n-MOS, because there is no valence band offset in the SiGe/strained Si heterostructures. Therefore, another source heterostructure is required to realize p-channel SHOTs. Moreover, the Ge atom diffusion into the channel from the source SiGe layer leads to a graded heterojunction, resulting in the reduction of injected electron velocity in the SHOTs. 12) In order to overcome the above-mentioned problems, new source heterojunction structures for CMOSSHOTs based on a single semiconductor are strongly required. 12) In this work, we have experimentally studied a new abrupt source-heterojunction structure with lateral relaxed/strained semiconductor layers consisting of a single semiconductor. 13 ) Namely, these new source heterojunctions can be easily formed by local O þ ion implantation-induced relaxation effects of strained substrates. Moreover, the source conduction and the valence band offsets for n-and p-MOSs can be realized by lateral source-relaxed Si/channel Si with a tensile strain and source-relaxed SiGe/channel SiGe with a compressive strain, respectively. By O þ ion implantation into a strained-Si-on-insulator (SSOI) substrate for n-MOS and a SiGe-on-insulator (SGOI) substrate for p-MOS, we have successfully relaxed both SSOI and SGOI substrates without polycrystallizing the strained substrates. The relaxation mechanism for both SSOIs and SGOIs has been explained by the recoil energy of O þ ions at the strainedsemiconductor/buried-oxide interface.
Concept for Novel Source Heterojunction CMOS
Structures and Experiment Figure 1 shows a schematic n-channel SHOT structures fabricated by a conventional source relaxed-SiGe/strained Si heterojunction. An ideal velocity increase Áv of the injected electrons in SHOTs can be expressed by
, where m T Ã is the transverse effective mass of inversion electrons of the channel. Therefore, a higher ÁE C and a lower m T Ã are required to increase Áv in SHOTs. Moreover, Figs. 2(a) and 2(b) show E C profiles of abrupt and linear graded source heterojunctions, respectively. In the case of the abrupt source heterojunction, electrons from the source region can obtain a kinetic energy from the band offset energy ÁE CA . However, as shown in Fig. 2(b) , when the mean free path of inversion electrons is shorter than the graded region length L H of the source-heterojunction, electrons from the source region can obtain kinetic energy from only E C drop energy ÁE CG within the region at the source edge, which is smaller than ÁE CA of the abrupt heterojunction. Namely, ÁE CG < ÁE CA . As a result, the increased electron velocity Áv G ½ ð2ÁE CG =m T Ã Þ 1=2 of linear graded source-heterojunctions is smaller than Áv A ½ ð2ÁE CA =m T Ã Þ 1=2 of abrupt heterojunction. Thus, the abrupt source-heterojunction is strongly needed. Table I shows the best solutions of abrupt source heterostructures for CMOS-SHOTs. It is considered that these heterojunctions are not graded, because the diffusion of impurity atoms as in an alloy semiconductor and an element semiconductor does not occur in the new source heterojunction. In addition, a lower m T Ã of both electrons and holes can be realized in the strained Si and strained SiGe channel layers, 12) respectively. Table I also shows that the source conduction ÁE C and the valence band offsets ÁE V are nearly equal to the difference between the source and the channel energies. As a result, and as discussed in detail in Fig. 3 , ÁE C ¼ E C À Á 2 and ÁE V ¼ HH À E V , where the channel energies of n-and p-MOSFETs are the energies of 2-fold valley (Á 2 ) and the heavy hole band (HH) of the channel strained layers, respectively.
As shown in Fig. 3 , we discuss new source heterojunction structures and the fabrication process. Figures 3(I) and 3(II) show new n-channel SHOT structures with source-relaxed Si/tensile-strained Si channel heterojunction and new p-channel SHOT structures with source-relaxed SiGe/ compressive-strained SiGe channel heterojunction, respectively. The key process is the relaxation of the strained layers on the insulator owing to the slip between the strained layers and buried oxide (BOX) layers, by breaking the bonding between the strained and BOX layers using the recoil energy E R of ions implanted into the interface. In this study, O þ ions are selected, because of the neutral impurity in Si and the light mass. Therefore, it is necessary that E E þ E R > E B , where E E and E B are the elastic energy of strained substrates and the bonding energy between the strained and BOX layers, respectively. As shown in Figs. 3(I)(a) and 3(II)(a), after forming MOS structures on the strained semiconductor on insulator substrates, O þ ion implantation into the source region as a mask of the gate electrode is carried out. In this work, Figs. 3(I)(b) and 3(II)(b) show the annealing process at 950 C for 30 min to recover the crystallinity of the implanted region. As a result, only the source region is relaxed, resulting in the formation of relaxed-/strained-semiconductor heterojunction structures at the source region. Therefore, the conduction and the valence band energies of the source regions are shifted, as shown as the schematic band profiles in Figs. 3(I) and 3(II). ÁE C (meV) and ÁE V (meV) can be expressed as 14) ÁE
where Á" is the strain difference (%) between the source and the channel region of strained Si layers and R is the relaxation rate (%) of strained Si 1Àx Ge x layers caused by local O þ ion implantation. The graded region L H of the source heterojunction shown in Fig. 2 can be reduced, because of the very small lateral straggle ÁR ? of O þ ions. On the other hand, the drain heterojunction causes the reduction in the drain current capability of SHOTs. 15) In addition, the drain energy spike also induces the backscattering of electrons, 16) resulting in the reduction in drain current drivability. Thus, Fig. 3 (III) shows that the oblique O þ implantation process is a key technique to prevent drain heterojunction formation near the drain pn junction, using the shadowing effects of the gate electrode at the inclined angle of O þ ions whose implantation offset is T G tan . Here, E R at the BOX interface should be high, but E R in the strained layers should be as small as possible to suppress defect generation in the strained layer. Therefore, we have determined the O þ ion implantation conditions of the dose D O and the acceleration energy E A , using a Monte Carlo simulator of ion implantation; stopping and range of ions in matter (SRIM). 17) Figures 4(a) and 4(b) show SRIM simulation results of recoil energy E R0 distribution for one O þ ion and O þ ion density profile in 60-nm-thick SSOI and 20-nmthick SGOI substrates, respectively. We have successfully optimized the O þ ion implantation conditions in both SSOIs and SGOIs such that E R0 peak is at approximately the strained layer/BOX interface, whose depth is equal to approximately 0:6R P (R P is the projected range of O þ ion), and rapidly deceases in the strained semiconductor layers. Total E R at the BOX interface is calculated to be D O E R0 Áx, where Áx is the Si atom monolayer thickness at the BOX interface. In this experiment, as shown in Fig. 3 , we have carried out furnace annealing for 30 min at 950 C after O þ ion implantation into a large area (1 cm 2 ) of strained substrates with a deposited 15-nm-thick surface oxide. The initial conditions of the strained substrates are as follows: 60-nmthick SSOIs fabricated by wafer-bonding technology 18 ) and 20-nm-thick SGOIs with a Ge content of 28% formed by a Ge condensation technique 19) have a tensile strain of 0.7% and a fully compressive strain of 1.1%, respectively.
Relaxation of SSOIs and SGOIs Owing to O þ Ion Implantation
In order to analyze the stress of very thin strained substrates, we have carried out UV/visible Raman spectroscopy using a 325 nm excitation wavelength He-Cd laser for SSOIs as well 
n-and p-MOSFETs are the conduction energy (E C ) and valence band energy (E V ) of the source relaxed layers, respectively. In addition, the channel energies of n-and p-MOSFETs are the energies of 2-fold valley (Á 2 ) and the heavy hole band (HH) of the channel strained layers, respectively. as a 523 nm green laser for SGOIs. The penetration lengths of the 325 nm and the 532 nm lasers in Si are estimated to be about 5 nm and 1 mm, respectively. As a result, using the 325 nm laser, we can measure only the Raman peak due to the very thin strained Si, instead of the Si layer beneath the BOX layer. Figure 5 shows the Raman shift data of SSOIs and SGOIs before (dashed lines) and after (solid lines) O þ ion implantation. It is clear that the Raman peaks of both strained Si and SiGe layers shift toward the relaxed layer peak after O þ ion implantation. Moreover, the half width of the SSOI and SGOI peaks, which is the barometer of the crystallinity, does not increase even after O þ ion implantation, which indicates that the crystallinity of the implanted layers is not degraded.
Relaxation rate R of SSOIs and SGOIs can be evaluated from the experimental results of the Raman peak shift Á! from the peak of relaxed Si (520 cm À1 ) as reduced by optimizing the process conditions, such as the annealing process. However, we have observed the polycrystallized SSOIs at higher D O . Figure 8 shows the R (solid line) and half width (dashed line) of SSOIs as a function of D O , at the same ion implantation conditions as those for the data shown in Fig. 6 . The half width increases with increasing D O . As a result, at approximately the critical dose D CR indicated by a shadow, it is note that SSOIs can be relaxed without degrading the half width or the crystallinity of semiconductor layers. Therefore, it is concluded that D CR is the optimized O þ ion implantation condition in this study. Figure 9 shows the R (solid line) and half width of Raman peaks (dashed line) of SSOIs after each process step. The strained substrates are relaxed immediately after the O þ ion implantation process, and R remains nearly constant even after annealing. On the other hand, the half width increases after O þ ion implantation, but recovers after annealing. Therefore, the relaxation of strained layers is realized by only the O þ ion implantation process and is not affected by the annealing process, and the crystallinity is recovered by the annealing process.
Next, we discuss the ion energy E A dependence of R in SSOIs at a constant O þ ion dose. Figure 10(a) shows the SRIM simulation results of the E R profile as a function of E A . E R at the BOX interface increases with decreasing E A . As a result, as shown in Fig. 10(b) , the R of SSOIs rapidly decreases with increasing E A , as expected.
Here, we summarize the relaxation rates of both SSOIs and SGOIs in various O þ ion implantation conditions. Figure 11 shows R versus the recoil energy E R at the BOX interface. In both SSOIs and SGOIs, we can obtain a universal relationship between R and E R even under various O þ ion implantation conditions. This is direct evidence that the strained substrates are relaxed by the recoil energy at the BOX interface. Furthermore, both SSOIs and SGOIs are suddenly relaxed at critical E R . The critical E R , E C S for SSOIs, is about 3 Â 10 16 eV/cm 2 and is about 3 times higher than the critical E R , E C SG for SGOIs. The physical mechanism for the difference between E C S and E C SG is not understood now, but is considered to be due to the smaller bonding energy between the SiGe and BOX layers. In addition, E C S is much higher than the bonding energy ($2 Â 10 15 eV/cm 2 ) 20, 21) between the Si and buried oxide layers in SOI wafers bonded at 800
C. This is due to the fact that bonding energy increases with increasing bonding temperature, and that the SSOI and SGOI wafers in this study are fabricated by a high-temperature bonding process. As shown in Fig. 8 , it is concluded that the critical E R condition is the optimal O þ ion implantation condition for relaxing strained layers without polycrystallizing the strained layers. According to eqs. (1) and (2), we can estimate the band offset energies at the source heterojunction. At the critical E R conditions, the ÁE C in SSOIs and ÁE V in SGOIs in this work are estimated to be about 70 and 160 meV, respectively. In order to realize much higher ÁE C and ÁE V , it is necessary to increase the initial strain values of the strained substrates.
Simulation of SHOT Performance at Sub-10 nm Regime
Using a two-dimensional (2D) device simulator 22) with a drift diffusion model considering the tunnel effects of electrons 23) at the energy spike of the source heterojunction in n-SHOTs with an abrupt source heterojunction as well as the quantum confinement effects of electrons in thin SOI stuctures, we discuss the transconductance G M peak increase ÁG M in SHOTs with the effective channel length L EFF of 7 nm. In order to suppress the short channel effects of SHOTs, it is assumed that the channel thickness T SOI is 3 nm, the gate oxide thickness T OX is 1 nm, the buried oxide layer thickness T BOX is 10 nm, and the drain bias V D is 1 V. Since the 2D device simulator adopts the drift diffusion model, it is noted that G M itself and ÁG M are underestimated. Figure 12 shows the G M peak increase ÁG M of SHOTs as a function of ÁE C , with and without considering the tunnel effects of electrons at the source heterojunction. ÁG M considering the tunnel effects continues to increase with increasing ÁE C , although simulation results without the tunneling effects indicate the reduction of the G M increase at high ÁE C . The latter case is due to the higher resistance of the source energy spike at high ÁE C . Therefore, the tunneling electrons at the source heterojunction are the key factors for realizing higher G M . As a result, it is necessary to increase ÁE C in order to realize higher performance in SHOTs.
Next, we discuss the simulation results of graded SHOTs. Figure 13 shows the simulation results with the tunneling effects of the dependence of the ÁG M on L H in linear graded heterojunction structures, where ÁE C ¼ 0:3 eV. ÁG M decreases with increasing L H , which is also caused by both the decrease in the tunneling rate of electrons at larger L H and the physical mechanism mentioned in Fig. 2 . Therefore, it is confirmed that the G M performance of SHOTs is reduced in the case of a graded source heterojunction. Therefore, it is recognized that an abrupt source heterojunction is strongly needed.
Conclusions
We have experimentally studied novel abrupt source heterojunction structures for quasi-ballistic CMOS, using lateral relaxed/strained layers by controlling the local strain in SSOIs for n-MOS and SGOIs for p-MOS. The key technology in this study is to relax the strained layers using O þ ion implantation recoil energy in the BOX interface. From the Raman analysis of the SSOIs and SGOIs, we have successfully relaxed both the SSOI and SGOI substrates without polycrystallizing the substrates. Moreover, we have experimentally confirmed the critical recoil energy at the BOX interface to relax the strained substrates, and both the SSOI and SGOI substrates are suddenly relaxed at the critical recoil energy, which suggests that an abrupt heterojunction will be achieved by the O þ ion implantation technique. We have obtained the universal relationship between the relaxation rate of the strained layers and the recoil energy at the BOX interface under various O þ ion implantation conditions. As a result, the source band offset ÁE C and ÁE V can be controlled by O þ ion implantation conditions. The results of simulation considering the tunnel effects at the source heterojunction indicate that the increase in G M of sub-10 nm SHOTs continues with increasing ÁE C . Consequently, SHOT structures with the novel abrupt source heterojunction are very promising for future quasi-ballistic CMOS devices. 
